




Languages & Automata Some Open Questions

Ciprian.TEODOROV@ENSTA-Bretagne.fr



Context



Autonomous systems

- Mars Rover
- Drones
- Voilier robot



Medical

- Robot chirurgien
- Stimulateur cardiac (Pacemaker)



Aero-space

- Flight control system
- Landing gear



Why do we need formal techniques?

Quality

- Safety = human lifes
- Security = access control; online banks
- Legal = electronical signature

Productivity

- Early error detection
- Re-use
- Test generation



But we are testing...

- Execute the system with a predefined set of inputs and observe the outputs
 - Random inputs -> coverage problems
 - Smart inputs -> high cost
 - Automatically choosen smart inputs -> need of formal models
- What does it means execute for a plane ?
- What can we say about the inputs that were not tested?
- How do we observe? Oracle...

The formal methods do help



Proof and techniques

Test [Angle bisection – Ancient Greece]

Proves the existence of given situations

Proof [Angle trisection Pierre Wantzel in 1837]

• Proves the absence of given situations

Proof techniques

- Statical analysis: type-checking
- Proof assistants: equivalences
- Model-checking: exhaustive analysis (counter-example proof).



Formal verification: Model-Checking System



satisfies

















Model



satisfies Model-checking

Towards formal methods

{System, Hypotheses, Domain Laws} = Requirements

Necessary conditions:

The system satisfies the requirements if and only if:

- The hypotheses are satisfied by the real environment
- The domain laws are true
- The preceeding elements are consistents



Model-checking

Idea: Exhaustive search of a counter-example

{Requirements, Hypotheses, Domain Laws} | = Spec Design under study (DUS) **Environment Properties** { DUS | | Environment} | = Properties Model

Formal verification of critical systems: Complexity race

• Bigger systems vs more powerful verification techniques

Model-checking:

Advantages

intuitive

generic

automated

counter-examples

Disadvantages

State-space explosion

Manual model reduction

Temporal logics

[Partial] Solutions: POR, SR, BMC, etc.



Industrial Challenges

- Notations [OK]
 - Requirements (Doors, Doc)
 - Models (UML, AADL, SDL)
- Tools *[OK]*
 - Model-checkers
 - Other formal analysis tools
- Problems, Solutions et Questions
 - Requirements
 - Environment (the model should be closed 4 verification)
 - System model
 - Abstraction & Modular Decomposition



Industrial Challenges

- Notations [OK]
 - Requirements (Doors, Doc)
 - Models (UML, AADL, SDL)
- Tools *[OK]*
 - Model-checkers
 - Other formal analysis tools
- Problems, Solutions et Questions
 - Requirements
 - Environment (the model should be closed 4 verification)
 - System model
 - Abstraction & Modular Decomposition



The Rise and Fall of LTL old history

[https://youtu.be/Ayg0V1qiJwc]

- 1928 First order logic decidable ? '36 No, but some fragments Yes
- The declarative "logic" is connected to the imperative "machine" (automaton)
- '57-58 [Buchi, Elgot, Trakhtenbrot] proved *finite* MSO \equiv NFA \equiv DFA \equiv RegExp,
 - '59 NFA complementation is hard, '78 & '93 2" upper bound, L(A)≠∅ linear in size A
 - '74 finite words MSO non-elementary satisfiability
- '60 [Buchi] MSO \equiv Buchi \equiv ω -Reg; '60 [Church] Model-checking is decidable
- '54, '57 [Prior] linear & modal logic; '58 [Kripke_{<18 years old}] branching time.
- Linear time = a set of linear trace vs Branching time = a trace tree
- '77 [Pnueli] LTL for program specification, model-checking via automata



The Rise and Fall of LTL modern history

[https://youtu.be/Ayg0V1qiJwc]

- '79, '80 Expresity : LTL \equiv FO \equiv star-free ω -RE < $MSO \equiv \omega$ -RE
- '81, '82 LTL satisfiability is PSPACE-complete vs FO which is non-elementary
- '83, '89 ETL (LTL + automata) $\equiv \mu TL$ (LTL + fixpoints) \equiv MSO
- '98, '01 @ IBM: TCTL & Sugar branching time logics
- '90 '00 @ Intel: LTL & RETL & ForSpec linear time logics (RETL LTL + RegExp)
- '00 : PSL industrial standard = LTL + RexExp + branching + clocks + resets
- Open question : Whats next ?



Property Specification Language: Great success

- Textual requirement :
 - "every request which is immediately followed by an ack signal, should be followed by a complete data transfer, where a complete data transfer is a sequence starting with signal start, ending with signal end in which busy holds at the meantime"
- PSL property :
 - •(true[*]; req; ack) |=> (start; busy[*]; end)
- But : Is it readable ?



Property patterns

SYST-DP-REQ-6-1: During initialization procedure, the SYS shall associate an identifier to NC console (IHM), before dmax time units.

An exactly one occurrence of init_SYS eventually leads-to [0 .. dmax [


All combined

exactly one occurrence of send 1 **exactly one** occurrence of send 2

init_SYS may never occur

one of send 1 cannot occur before the first one of init_SYS one of send 2 cannot occur before the first one of init_SYS repeatability: true

[Dwyer] + [Cheng] + [Smith]



Response, Precedence, Absence, Existence, Pre-arity, Post-arity, Immediacy, Precedence, Nullity, Repeatability

Industrial Challenges

- Notations [OK]
 - Requirements (Doors, Doc)
 - Models (UML, AADL, SDL)
- Tools *[OK]*
 - Model-checkers
 - Other formal analysis tools
- Problems, Solutions et Questions
 - Requirements
 - Environment (the model should be closed 4 verification)
 - System model
 - Abstraction & Modular Decomposition



Context-aware Verification

- Clear separation between the system and the environment
- Extraction of verification guides from the environment model
- Properties + *verification guides* = verification context
 - The verification guides are acyclic interaction scenarios



- Reduction axes:
 - 1. Decomposition through **contexts**: ex. operating modes
 - 2. Environment-guided analysis
- Complementarity with traditional reduction techniques: POR, SR

Context decomposition: ex. operating modes

SYST-DP-REQ-6

During initialization procedure, the SYST_DP shall associate a generic equipment identifiers to one or several role in the system (MainSensor, OtherSensor, IFF, Actuator, ...). It shall also associate an identifier to each console.

The SYST_DP shall send an evtEquipmentRole message, in **preparation mode**, for each connected generic equipment, to each connected console.

Initialization procedure shall end successfully, when the SYST_DP has set all the generic equipment identifiers and all console identifiers and all evtEquipmentRole message have been sent.

End

3 different verification contexts


SYST-DP-REQ-2

Once initialization is achieved, the SYST_DP shall send to each console an evtCurrentMission with curMission set to IDLE, to set current mission to idle, followed by an evtCurrentActivity with curActivity to LOGIN and status to TRUE to activate login.

End



CaV: Selection of Verification Guides



Verification Guide Syntax & Semantics

• G ::= a | C;C | C [] C | C | C | C? | C+ | C* | C{i, j} | {i,j} of [C₁, ..., C_n]

$$\frac{a \in A^{+}}{a \xrightarrow{a} \perp} \text{ [atom] } \frac{a \in A^{+}}{a; C \xrightarrow{a} C} \text{ [seq_{1}] } \frac{C_{1} \xrightarrow{a} C'_{1} \wedge C_{1} \neq a}{C_{1}; C_{2} \xrightarrow{a} C'_{1}; C_{2}} \text{ [seq_{2}]}$$

$$\frac{C_{1} \square C_{2} \xrightarrow{\tau} C_{1}}{C_{1} \square C_{2} \xrightarrow{\tau} C_{1}} \text{ [alt_{1}] } \frac{C_{1} \square C_{2} \xrightarrow{\tau} C_{2}}{C_{1} \square C_{2} \xrightarrow{\tau} C_{2}} \text{ [alt_{2}] } \frac{C_{1} \xrightarrow{a} C'_{1}}{C_{1} \square C_{2} \xrightarrow{a} C'_{1} \square C_{2}} \text{ [par_{4}]}$$

$$\frac{C_{2} \xrightarrow{a} C'_{2}}{C_{1} \square C_{2} \xrightarrow{a} C_{1} \square C'_{2}} \text{ [par_{2}] } \frac{1}{\perp \square C} \xrightarrow{T} C \text{ [par_{3}] } \frac{C}{C \square L} \xrightarrow{\tau} C \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C}{C_{1} \square C_{2} \xrightarrow{a} C_{1} \square C} \text{ [opt] } \frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}}{C_{1} \square C} \text{ [par_{4}]}$$

$$\frac{C_{1} \xrightarrow{\tau} C_{1} \xrightarrow{\tau} C_{1}$$




CaV: Environment-guided analysis

- If the verification guides are acyclic
- Exploited during analysis


Recursive scenario decomposition

PastFree[ze] reachability






CaV: Recursive Scenario Decomposition (split)






CaV: Reachability Algorithm






CaV: PastFree[ze] Reachability Algorithm






Partially-Bounded Model Checking






$$(a_l;a_b)*\|(f_1\Box f_2)$$
Cyclic




5 step unrolling acyclic




Case-study 1: Cruise Control System




Case-study 2: Landing Gear System





Failure: Electro-valve blocked open 100X bigger state-space 747 states 164 661 264 transitions


Traditional reachability: 1 Failure



3 Pilot Interactions + 1 Failure on 64 GB RAM




Traditional reachability + SPLIT: 1 Failure



3 Pilot Interactions + 1 Failure on 64 GB RAM



Reachability: 2 Failures - PastFree[ze]





Context-aware Verification: Completeness

- CaV is not complete (not exhaustive)
 - some states remain undiscovered (e.g. the states unraveled by a longer acyclic verification guide 6-steps unrolling)
- A completeness bound should be proved. This is very difficult.
 - Can this completeness bound be proved automatically?

Yes, using PastFree[ze] in some LGS cases

	asbo	asbc	gbo	gbc	debo	debc	drbo	drbc	gebo	gebc	grbo	grbc	fd	fg
$\overline{b_{guide}}$	16	16	18	17	20	20	18	20	20	X	18	X	20	20

Open question: In which cases can the proof be automated? In general?




Industrial Challenges


- Notations [OK]
 - Requirements (Doors, Doc)
 - Models (UML, AADL, SDL)
- Tools *[OK]*
 - Model-checkers
 - Other formal analysis tools
- Problems, Solutions et Questions
 - Requirements
 - Environment (the model should be closed 4 verification)
 - System model
 - Abstraction & Modular Decomposition



DSL-based Diagnosis 4 Critical Systems



DSL-based Critical System Infrastructure








- Explicit verification guides
- Dedicated algos : Split, PastFree[ze], Folding
- Realistic case studies

DSL-based Critical System Infrastructure



UML Statechart → Fiacre
AEFD_{SNCF} → Fiacre
Fiacre with embedded Scade


New language : ABCD

ABCD





DSL-based Critical System Infrastructure



Missing toolbox problem



The Problem: How to make the connection?

Domain-specific diagnosis



DSProfile

Moldable debugger

Sloane et al. SCP'16

MetaSpy

Ressia et al. JOT'02

LTSMin

Kant et al. TACAS'15

Language workbenches

Gemoc studio

Spoofax

jetbrains.com/mps
MPS

K Framework



The Problem: Requirements

Domain-specific diagnosis — — — Language workbenches

DSL monitoring is the process of observing the execution of a program expressed in a DSL.

```
    [R01] Completeness
    [R02] Non-Interference
    [R07] DSL Runtime Integration
    [R03] Genericity
    [R08] Tool Integration
    [R04] Composability
    [R09] Minimize the Gap
    [R05] Unanticipated Monitoring
    [R10] Break the Rules
```

Object-Oriented Design Pattern for DSL Program Monitoring

Z.Drey et C.Teodorov @ SLE'16 Composition Monitor Specification Standard Interpreter original Element Decorator Annotation annotation accept(visitor: IVisitor<T>): T accept(visitor: IVisitor<T>): T llink syntax <<Interface>> <<Interface>> MonitorLink IVisitor<T> IDecoratorVisitor<T> pre(n: Element, s: EvaluatorState) post(n: Element, v: Value, s: EvaluatorState) visit(node: Element): T visit(node: Decorator): T link EvaluatorState **MonitorState** <<bir><< <<bir><< state state T -> Value T -> Value monitor **MonitoringEvaluator Evaluator** Monitor visit(node: Element): Value visit(node: Decorator): Value pre(a: Annotation, n: Element, s: EvaluatorState) post(a: Annotation, n: Element, v: Value, s: EvaluatorState) semantics



Steps towards integration:

Observation & Control: Object-Oriented Monitoring Pattern

[R01] Completeness [R06] Portability

[RO2] Non-Interference [RO7] DSL Runtime Integration

[R03] Genericity [R08] Tool Integration

[R04] Composability [R09] Minimize the Gap

[RO5] Unanticipated Monitoring [R10] Break the Rules

But only a pattern – no framework / no tools yet




Industrial Challenges

- Notations [OK]
 - Requirements (Doors, Doc)
 - Models (UML, AADL, SDL)
- Tools *[OK]*
 - Model-checkers
 - Other formal analysis tools
- Problems, Solutions et Questions
 - Requirements
 - Environment (the model should be closed 4 verification)
 - System model
 - Abstraction & Modular Decomposition




A standard control loop




Where do we start?




Steps towards integration: Raffinement vs Abstraction





Steps towards integration: Raffinement vs Abstraction




Industrial Challenges

- Notations [OK]
 - Requirements (Doors, Doc)
 - Models (UML, AADL, SDL)
- Tools *[OK]*
 - Model-checkers
 - Other formal analysis tools
- Problems, Solutions et Questions
 - Requirements
 - Environment (the model should be closed 4 verification)
 - System model
 - Abstraction & Modular Decomposition



Assume Guarantee Reasoning



Can we verify M1 independently of M2?


(Premise 1)
$$M_1 \vDash true \rhd g_1$$

(Premise 2) $M_2 \vDash g_1 \rhd P$
 $M_1 \parallel M_2 \vDash P$

g1 is an abstraction of M1 We can compute it automatically.



Circular Assume Guarantee Reasoning



Can we verify M1 independently of M2? What are M1 & M2?

Yes – Elkader et al. 2015


(Premise 1)
$$M_1 \models g_2 \triangleright g_1$$

(Premise 2) $M_2 \models g_1 \triangleright g_2$
(Premise 3) $g_1||g_2 \models P$
 $M_1||M_2 \models P$

g1 & g2 are abstractions of M1 & M2. We can compute them automatically.



N-Way Circular Assume Guarantee Reasoning



Can we verify each M_i independently the others?
M_i naturally maps to processes.s

Yes – Elkader et al. 2016

(Premise 1)
$$M_1 \models G_1 \triangleright g_1$$

(Premise 2) $M_2 \models G_2 \triangleright g_2$

. . .

(Premise n)
$$M_n \models G_n \triangleright g_n$$

(Premise n+1) $G_{n+1} \models P$
 $M_1 || M_2 || \cdots || M_n \models P$

 $G_i \subseteq G - \{g_i\}$ for i < n + 1, gi are abstractions, compute them automatically



N-Way Circular Assume Guarantee Reasoning

- Limitations / Open questions :
 - The « g_i » abstractions are computed using SAT.
 - Is there an better/specialized algorithm?
 - What is the algorithmic complexity?
 - Each component is developed independently under some assumptions.
 - Can we integrate these « development assumptions » in the approach ?
 - Does it help?
 - This N-Way Circular Reasoning is limited to safety properties.
 - Can this approach handle liveness properties?



Questions?

Happy research career!

